

# A CMOS dynamic random access architecture for radio-frequency readout of quantum devices

Simon Schaal<sup>1\*</sup>, Alessandro Rossi<sup>2</sup>, Virginia N. Ciriano-Tejel<sup>1</sup>, Tsung-Yeh Yang<sup>3</sup>, Sylvain Barraud<sup>4</sup>, John J. L. Morton<sup>1,5</sup> and M. Fernando Gonzalez-Zalba<sup>3\*</sup>

**As quantum processors become more complex, they will require efficient interfaces to deliver signals for control and readout while keeping the number of inputs manageable. Complementary metal-oxide-semiconductor (CMOS) electronics offers established solutions to signal routing and dynamic access, and the use of a CMOS platform for the qubits themselves offers the attractive proposition of integrating classical and quantum devices on-chip. Here, we report a CMOS dynamic random access architecture for readout of multiple quantum devices operating at millikelvin temperatures. Our circuit is divided into cells, each containing a control field-effect transistor and a quantum dot device, formed in the channel of a nanowire transistor. This set-up allows selective readout of the quantum dot and charge storage on the quantum dot gate, similar to one-transistor-one-capacitor (1T-1C) dynamic random access technology. We demonstrate dynamic readout of two cells by interfacing them with a single radio-frequency resonator. Our approach provides a path to reduce the number of input lines per qubit and allow large-scale device arrays to be addressed.**

Quantum computers could be used to solve problems that seem intractable with conventional computers<sup>1</sup>. Several different physical implementations of a quantum computer are being developed<sup>2</sup>, and state-of-the-art processors are approaching the level of 50 to 100 quantum bits (qubits), a point at which quantum computers are expected to demonstrate capabilities beyond conventional computers for specific tasks<sup>3</sup>.

For most physical realizations, quantum processors require cryogenic temperatures to operate, precise low-noise control signals<sup>4</sup> to manipulate the information, and highly sensitive readout techniques to extract the results—all without disturbing the fragile quantum states. In current solid-state quantum processors, signals are generated using general-purpose instruments at room temperature and delivered to the quantum processor at low temperatures. The physical qubits across all platforms are controlled directly with at least one control line per qubit. However, as the size of quantum processors continues to increase, the one-qubit-one-input approach will be unsustainable<sup>5</sup>, especially if we consider that a large-scale fault-tolerant quantum computer might ultimately require  $10^8$  qubits to solve computationally demanding algorithms<sup>6</sup>. Efficiently delivering control and readout signals to increasingly more complex quantum circuits, while reducing the number of inputs per qubit, is a key challenge in developing a large-scale universal quantum computer. Integrated electronics provide a solution to these problems. Some of the challenges that face large-scale quantum computing resemble those that have already been solved for conventional computing, for example, controlling billions of transistors with just a few thousands of input–output connections. Moreover, integrated electronics allows signal generation, data flow management, low-level feedback and high-level operations locally. Therefore, to relax wiring requirements and reduce the latency of solid-state quantum computers, the integration of conventional electronics with quantum devices at cryogenic temperatures could be a promising strategy<sup>7,8</sup>. However, to apply this


approach, understanding the behaviour of integrated circuits at cryogenic temperatures is vital<sup>9</sup>.

Digital information processing devices are typically manufactured using silicon as the base material. Coincidentally, electron spins in silicon are among the most promising candidates for large-scale quantum computing due to their small footprint (sub-100 nm dimensions) and very long coherence times, particularly in isotopically purified <sup>28</sup>Si (refs. <sup>10,11</sup>). Silicon-based spin qubits benefit from a variety of qubit designs and different coupling strategies<sup>12–19</sup> and can be read out dispersively using Pauli spin blockade<sup>20–22</sup>. So far, operation of one-dimensional arrays has been demonstrated<sup>23</sup>, high-fidelity single-qubit gates<sup>10,24–26</sup> and two-qubit gates<sup>12,19</sup> have been achieved, and a programmable two-qubit silicon-based processor has been created<sup>8</sup>.

Recently, it was shown that complementary metal-oxide-semiconductor (CMOS) transistors can be used as the basis for spin qubits<sup>27,28</sup>. Several other silicon-based quantum devices could, in principle, be realized in a manner compatible with industrial CMOS processes, with the potential of large-scale, high-yield fabrication. It seems natural, then, to explore the direct integration of silicon quantum devices and conventional CMOS technology to tackle the challenges in addressing, controlling and reading multi-qubit circuits. Blueprints of such all-silicon systems integrating quantum and classical components have emerged<sup>29–31</sup> and basic demonstrations of direct integration have been reported<sup>32</sup>.

In this Article, we report a CMOS dynamic random access architecture for readout of multiple quantum devices. Our design is inspired by the square arrays found in one-transistor–one-capacitor (1T-1C) dynamic random access memory (DRAM) and allows on-demand routing of static and radio-frequency (RF) signals to individual devices. The architecture is composed of individual cells each containing a control field-effect transistor (FET) and a quantum dot (QD) device. In our experiments, the QDs are themselves formed in the channel of a nanowire FET, integrated on the same chip as the

<sup>1</sup>London Centre for Nanotechnology, University College London, London, UK. <sup>2</sup>Cavendish Laboratory, University of Cambridge, Cambridge, UK. <sup>3</sup>Hitachi Cambridge Laboratory, Cambridge, UK. <sup>4</sup>CEA, LETI, Grenoble, France. <sup>5</sup>Department of Electronic & Electrical Engineering, University College London, London, UK. \*e-mail: [simon.schaal.15@ucl.ac.uk](mailto:simon.schaal.15@ucl.ac.uk); [mg507@cam.ac.uk](mailto:mg507@cam.ac.uk)



**Fig. 1 | Set-up and individual device characterization.** **a**, Sequential access circuit for gate-based RF readout (bottom) with an optical microscope image of parts of the circuit (top). A single high-frequency line and readout resonator is connected to two cells (green and orange) consisting of one control FET ( $T_i$ ) and quantum device ( $Q_i$ ) per cell.  $T_i$  enables selective readout of  $Q_i$ . Electrical connections made via bond wires are represented by blue lines. **b**, Reflection coefficient spectrum of the circuit for different control FET states ( $T_1 - T_2$ ). Spectra for addressing a single cell have been shifted down by 15 dB for clarity. **c**, Enlarged view of on-off and off-on state configurations with a spectral overlap and resonance fits indicated by dashed lines. **d**, Phase response of  $Q_1$  as a function of  $V_{DL}$  for  $V_{WL1} = 1.2$  V and  $V_{WL2} = 0$  V. **e**, Phase response of  $Q_2$  as a function of  $V_{DL}$  for  $V_{WL1} = 0$  V and  $V_{WL2} = 1.2$  V. Regions shaded in grey highlight the charge transitions on which we focus in further measurements.

control FETs and fabricated using the same CMOS processes. When not addressed, each cell can be used as a node to store charge on the QD device gate that allows trapping single electrons in the QD device with a time constant approaching 1 s. We demonstrate random access and readout of two individual cells at cryogenic temperatures using capacitive gate-based RF reflectometry<sup>33–35</sup>. We obtain a readout bandwidth of 13 MHz measured from the frequency overlap of two individually addressed cells, and find optimal operation voltage levels for the control transistor. Moreover, we show dynamic readout of the cells and obtain charge stability maps sequentially. Finally, we provide guidelines for scaling the approach by developing an equivalent d.c. and RF circuit model of the cell, and a 2D architecture with a quadratic reduction in the number of inputs.

### Circuit characterization

We present the sequential access circuit in Fig. 1a. This consists of two CMOS single-electron memory cells<sup>32</sup> (cell 1 (2) in green (orange)) connected to a lumped-element RF resonator for readout and a single bias line. Each memory cell is made from two

transistors which we refer to as  $Q_i$  and  $T_i$ .  $Q_i$  is a 60-nm-wide silicon nanowire transistor with a short gate length (25 and 30 nm for cells 1 and 2, respectively). Such devices are routinely used to trap single electrons in QDs that form at the topmost corners of the nanowire channel when operated in the sub-threshold regime at cryogenic temperatures<sup>36</sup>. Transistor  $T_i$  is a wider device with a channel width of 10  $\mu\text{m}$  and gate length of 25 nm and 30 nm for cell 1 and 2, respectively; we refer to this as the control FET. The four transistors are manufactured using fully depleted silicon-on-insulator (FD-SOI) technology following standard CMOS processes. They are located on the same chip and are connected via bond wires (see Methods for details of the fabrication and Fig. 1a for a schematic).

We label the primary inputs of the circuit as data and word lines in analogy with memory chips. Each cell has one word line, with voltage  $V_{WL}$ , which connects to the gate of the control FET  $T_i$  allowing control over the channel resistance. The data line, with voltage  $V_{DL}$ , is shared among the two cells and allows control over the gate voltage on  $Q_i$  conditional on the state of  $T_i$ . Additionally, a voltage applied to the silicon substrate,  $V_{BG}$ , acts as a back-gate. Switching  $T_i$  to the on state while keeping all the remaining  $T_j$  off allows for individual addressing of a single quantum device  $Q_i$ . Multiple devices can be addressed sequentially by timing the voltages on  $T_i$  accordingly, as we demonstrate further in the following.

To read the quantum state of the devices, we connect a lumped-element LC resonator in parallel with the memory cells and use RF reflectometry to probe the resonant state of the combined circuit<sup>32</sup>. We couple the RF signal into the data line via coupling capacitor  $C_c$ . The natural frequency of the resonator  $f_0$  is given by  $f_0 = 1/2\pi\sqrt{LC_T}$  where  $C_T$  is the total capacitance of the system that includes, in particular, the state-dependent quantum or tunnelling capacitance of any quantum device<sup>37</sup> that is connected to the LC circuit via the control FETs. The whole circuit is operated in a dilution refrigerator with a base temperature of 15 mK.

Next, we show the frequency dependence of the circuit's reflection coefficient  $S_{11}$  (Fig. 1b) for the four possible states of the two control FETs. A dip in the reflection coefficient occurs when we drive the resonator at its natural frequency of oscillation. This frequency shifts towards lower values (by approximately 28 MHz) for each  $T_i$  in the on state due to the additional circuit capacitance introduced by the enabled cell. In Supplementary Table 1 we report a comprehensive list of circuit parameters describing the resonance conditions depending on the logic state of each cell. Most importantly, we observe a large spectral overlap of 13 MHz with 3 dB readout bandwidth in the enlarged view in Fig. 1c when addressing one cell at a time. Spectral overlap is vital to dynamical multi-qubit readout as it means that both cells can be read using the same input frequency, while the degree of overlap determines the readout bandwidth of the architecture. In addition to the resonance frequency shift, we observe a reduction in the loaded quality factor  $Q_L$  from a value of 96, when both  $T_1$  or  $T_2$  are in the off state, to a value of 40, when either  $T_1$  or  $T_2$  are in the on state. An on state  $Q_L$  of 40 is comparable to previous experiments with<sup>32</sup> and without<sup>34</sup> control circuit.

Based on the spectra shown in Fig. 1c, we select a carrier frequency  $f_c = 615$  MHz to probe the state of the quantum devices. When using RF reflectometry, changes in the complex impedance of the circuit are probed by driving the circuit close to resonance (using a small signal of  $-90$  dBm) while monitoring the phase and magnitude of the reflected signal (see Methods for details of the circuit). Changes in the capacitance of the quantum device  $\Delta C_G$ , attributed to tunnelling of single electrons, are detected through changes in the reflected phase  $\Delta\phi = -2Q_L\Delta C_G/C_T$  (ref. 35). In Fig. 1d,e, we observe phase shift peaks as we change  $V_{DL}$  that correspond to regions of charge instability in  $Q_i$ . At these voltages, single electrons cyclically tunnel between the QDs in the channel and the source or drain electron reservoirs in  $Q_i$ . For each measurement

only one  $T_i$  is set to the on state while the other is off. Next, we discuss measurements focusing on a particular region of this stability diagram (highlighted in grey in Fig. 1d,e) for both quantum devices with the aim to find optimal operation voltage levels for the control transistors.

For a dynamical random-access readout scheme,  $T_i$  should fulfil several requirements. In the on state,  $T_i$  should be sufficiently conductive to allow high-sensitivity gate-based readout of the selected quantum device. In the off state,  $T_i$  should be sufficiently resistive to block the RF signal towards deselected cells and retain the charge on  $Q_i$ 's gate for the time operations are being performed in other cells.

As a first step towards dynamically operating the circuit, we identify suitable on and off state voltages for the control FET gate (that is, the high,  $V_{\text{WL},P}^{\text{H}}$  and low,  $V_{\text{WL},P}^{\text{L}}$  signal levels). In Fig. 2a,b we show the phase of the reflected signal from the resonator as a function of  $V_{\text{DL}}$  and  $V_{\text{WL},i}$ . We can identify three regions: the on region for  $V_{\text{WL},i} > 0.9$  V, where we observe single electron tunnelling, the off region for  $V_{\text{WL},i} < 0.7$  V, where we observe no transitions and finally, for  $0.7$  V  $< V_{\text{WL},i} < 0.9$  V the forbidden region. In the latter,  $T_i$  is in the depletion regime, where, due to the voltage-dependent gate capacitance of the control FET, the phase varies greatly<sup>38</sup>. This region should be avoided when assigning voltage levels. To highlight the different response of the resonator in the digital on and off states, we show the phase change  $\Delta\phi$  as a function of  $V_{\text{DL}}$  for cell 1 and 2 in Fig. 2c,d, respectively, at  $V_{\text{WL},i}^{\text{L(H)}} = 0.5(1.2)$  V.

We note the close similarity between the operation voltage levels of both  $T_i$  for addressing the quantum devices  $Q_i$  at millikelvin temperatures. In a scaled up architecture, with increasing circuit complexity, reproducible electrical characteristics between cells will be essential.

## Dynamic operation


Random access of a single cell can be achieved by switching the selected  $T_i$  on while all other  $T_j$  are off. Because the data line voltage  $V_{\text{DL}}$  is shared among the cells, the gate voltage on all deselected  $Q_j$  floats and decays over time while addressing cell  $i$ . Floating gate charge storage is an important feature of dynamic readout and its associated charge retention time sets the maximum time to perform operations on other cells before the information is lost. Charge locking is an established mechanism that is routinely used in DRAM chips and it has recently been used to multiplex the access to GaAs quantum dots<sup>39,40</sup>. Here, we combine charge locking with gate-based RF readout.

First, we characterize the discharge of one cell in order to determine an appropriate voltage refresh rate. We consider a simplified equivalent circuit model of the memory cell as shown in Fig. 3a. It consists of the FET off state channel resistance  $R_{\text{FET}}$ , the gate leakage resistance  $R_{\text{G}}$  and the cell capacitance  $C_{\text{cell}}$ .  $R_{\text{G}}$  combines the FET and QD gate leakages and  $C_{\text{cell}}$  is the parallel sum of the QD gate capacitance  $C_{\text{G}}$  and the interconnect capacitance  $C_{\text{s}}$ , with the latter being dominant in this experiment. The voltage on the QD gate  $V_{\text{G}}$  decays over time as

$$V_{\text{G}}(t) = V_{\text{final}} \left[ 1 + \frac{R_{\text{FET}}}{R_{\text{G}}} \exp\left(-\frac{t}{\tau}\right) \right] \quad (1)$$

when the FET is switched to the off state. Here,  $\tau = \frac{C_{\text{cell}} R_{\text{G}} R_{\text{FET}}}{R_{\text{G}} + R_{\text{FET}}}$  is the circuit time constant and  $V_{\text{final}} = \frac{V_{\text{DL}} R_{\text{G}}}{(R_{\text{FET}} + R_{\text{G}})}$  is the equilibrium voltage at the gate of the QD at  $t \rightarrow \infty$ . Because  $\tau$  and  $V_{\text{final}}$  depend on  $R_{\text{FET}}$  and thus on the operation voltage level  $V_{\text{WL},i}$  we proceed by investigating their functional dependence to find the optimal voltage operation point that maximizes the charge retention time.


We monitor the discharge of the cell in a pulsed experiment by measuring the source-drain current  $I_{\text{SD}}$  through the QD over time. As shown in Fig. 3a, we keep  $V_{\text{DL}} = 0.68$  V constant while  $V_{\text{WL}}$



**Fig. 2 | Control transistor logic states.** **a**, Phase response of  $Q_1$  as a function of  $V_{\text{WL}1}$  and  $V_{\text{DL}}$  ( $V_{\text{WL}2} = 0$  V). **b**, Phase response of  $Q_2$  as a function of  $V_{\text{WL}2}$  and  $V_{\text{DL}}$  ( $V_{\text{WL}1} = 0$  V). For both cells we observe QD-to-reservoir transitions at large  $V_{\text{WL}}$  corresponding to the logical on state of the digital transistor. A forbidden region of large background signal is found upon approaching the control FET threshold voltage. A region of no signal below threshold corresponds to the off state. **c,d**, Line cuts at  $V_{\text{WL}}^{\text{L}} = 0.5$  V and  $V_{\text{WL}}^{\text{H}} = 1.2$  V, indicated by dashed lines in **a** and **b**, that highlight the difference between the two digital states for each device.

switches from the high level ( $V_{\text{WL}}^{\text{H}}$ ) to a low level ( $V_{\text{WL}}^{\text{L}}$ ) at  $t=0$ . We set the pulse amplitude to 0.5 V and vary the pulse offset ensuring that the transistor remains on in the high part of the pulse. We show an exemplary discharge measurement for  $V_{\text{WL}}^{\text{L}} = 0.5$  V in Fig. 3b, where several single electron transitions (indicated by stars) can be observed in  $I_{\text{SD}}$  over time. After 1.5 s the current settles to a value determined by  $V_{\text{final}}$ . We compare the discharge data with a measurement of the same single-electron transitions of the device as a function of  $V_{\text{DL}}$  in quasi-static conditions in the inset of Fig. 3b. By matching peaks in the decay over time to peaks as a function of  $V_{\text{DL}}$  we reproduce the dynamics of the voltage on the QD gate  $V_{\text{G}}(t)$  as shown in Fig. 3c for multiple values of  $V_{\text{WL}}^{\text{L}}$ . At  $t=0$ , we observe an initial fast decay, possibly due to charge-injection and clock-feedthrough<sup>41</sup>, followed by a slow decay characterized by equation (1). We fit a double exponential to capture the fast and slow dynamics (Supplementary equation (1)) and extract  $V_{\text{final}}$  and  $\tau$  from the slow decay, which we show in Fig. 3d as a function of  $V_{\text{WL}}^{\text{L}}$ . As  $V_{\text{WL}}^{\text{L}}$  increases ( $R_{\text{FET}}$  decreases), we observe that  $V_{\text{final}}$  becomes larger due to the voltage divider characteristic of the cell. In the case of  $\tau$ , we observe a reduction from 0.9 to 0.2 s. We note that the time constant could be increased by increasing  $C_{\text{cell}}$ . The resistance values  $R_{\text{FET}}$  and  $R_{\text{G}}$  extracted from these measurements based on a cell capacitance  $C_{\text{cell}} = 70$  fF (Supplementary Table 1) are on the order of  $10^{13}$   $\Omega$ . We can see that  $R_{\text{G}}$  increases as  $V_{\text{WL}}$  decreases, which indicates that there is a  $V_{\text{WL}}$ -dependent contribution to  $R_{\text{G}}$ . To summarize, we find that the discharge model fits the data and shows a decrease (increase) in  $\tau$  ( $V_{\text{final}}$ ) as  $V_{\text{WL}}$  is increased from 0.45 to 0.55 V, as expected. Moreover,  $R_{\text{G}}$  and  $R_{\text{FET}}$  decrease by a factor of 3 and 5, respectively, as  $V_{\text{WL}}$  increases.

While initially it may seem beneficial to select a low  $V_{\text{WL}}^{\text{L}}$  level to maximize  $\tau$ , one needs to consider that the retention or refresh time is determined by the maximum tolerable gate voltage drop of the cell,  $\delta V$ , which has to be assessed given a specific qubit implementation. For an optimized circuit with reduced crosstalk and defining the voltage drop ratio  $a = \delta V / V_{\text{DL}}$  and the resistance ratio  $r = (R_{\text{FET}} + R_{\text{G}}) / R_{\text{FET}}$ , we find that the retention time is given by  $t_r = R_{\text{G}} C_{\text{cell}} \ln[(1 - ar)^{-1}] / r$ , which is a monotonically increasing function of  $r$ , given  $R_{\text{G}}$  varies weakly with  $r$ . Then,  $t_r$  is maximized



**Fig. 3 | Charge retention analysis.** **a**, Equivalent circuit of a single memory cell and pulsing scheme for charge retention analysis. **b**, Source-drain current  $I_{SD}$  through the quantum device as a function of time after switching the control transistor to the off state  $V_{WL}^L = 0.5$  V ( $V_{SD} = 2$  mV,  $V_{DL} = 0.68$  V). Single electron transitions are observed and peak positions are indicated by stars. The inset shows  $I_{SD}$  as a function of  $V_{DL}$  where the same transitions are observed and indicated by stars. **c**, Decay of the voltage on the QD gate  $V_G$  as a function of time once the control transistor is switched off. Data points are obtained from the peak positions (stars) in  $I_{SD}$  and solid lines are fits to a double exponential function as described in the text. **d**, Top, quasi-static gate voltage  $V_{final}$  and time constant  $\tau$  as a function of  $V_{WL}^L$  obtained from the exponential decay fits (see equation (1)). Bottom,  $R_{FET}$  and  $R_G$  extracted from  $\tau$  and  $V_{final}$  using equation (1). Dashed lines are guides to the eye.


by operating at large  $V_{WL}^L$  while remaining in the off regime where RF readout of the selected cell is not disturbed. Using circuit simulations we find that as long as  $R_{FET} > 10$  M $\Omega$ , the effect of a deselected cell on the readout of a selected cell becomes negligible, which is compatible with operating closely below the forbidden region shown in Fig. 2 (Supplementary Fig. 3). Additionally, we note that at  $R_{FET} > 10$  M $\Omega$  the fraction of the RF signal delivered to the deselected cell is  $< 1\%$  due to the low-pass filter formed by  $R_{FET}$  and  $C_{cell}$  (assuming  $C_{cell} = 70$  fF and operation at a few hundreds of MHz). Finally, given a voltage drop ratio of 1%, we estimate a retention time of 20 ms using the parameters extracted from the experiment, which is much larger than the coherence time  $T_2^*$  of silicon-based electron spin qubits<sup>10</sup>.

In this analysis, it is important to note that we keep  $V_{DL}$  constant, which is approximately what will happen when addressing multiple quantum devices with similar operating voltages. Such operation is a particular feature of our proposal and differs from the 1T-1C DRAM read protocol where  $V_{DL}$  is typically set to half the maximum voltage stored in the capacitor. Such a voltage level maximizes the readout signal and the retention time of both the uncharged and charged memory state of the capacitor<sup>42</sup>. In our proposal, we operate exclusively at the charged state of  $Q_i$ . For sequential readout, as demonstrated further below, we select  $V_{WL}^L = 0.5$  V ( $R_{FET} \approx 10^{13}$   $\Omega$ ) to enhance the retention time in the off state while preserving good noise margins.

We now turn to demonstrate sequential dynamic readout of quantum devices in two memory cells. We show the pulsing scheme to dynamically read both memory cells in Fig. 4a. In the first half

of the cycle, from 0 to 12 ms, we set  $T_1$  and  $T_2$  to the digital on and off states, respectively. Simultaneously, we apply an analogue signal to the common data line  $V_{DL}$  (blue trace) that ramps up the gate voltage on the data line (now connected to  $Q_1$ ). We read the signal dispersively using gate-based readout and detect peaks in the phase due to single-electron transitions between a QD and a reservoir in  $Q_1$ . In the second half of the cycle, from 12 to 24 ms, we invert the digital voltages on  $T_1$  and  $T_2$  such that we can now detect the transitions in  $Q_2$  as we ramp down the analogue signal on the data line. The QD-to-reservoir transitions in the phase response are identical to those measured in the static experiment shown in Fig. 1d,e. The RF modulation frequency and amplitude are kept constant throughout the measurement. There is a phase offset between the signal detected from  $Q_1$  and  $Q_2$  due to a small difference in reflection coefficient between cells (Fig. 1c). We therefore show the change in phase  $\Delta\phi$  in Fig. 4a (Supplementary Fig. 2). We obtain a signal-to-noise ratio (SNR) of  $10^5$  with 100 ms integration time.

Using this interleaved pulsing scheme for sweeping  $V_{DL}$  combined with additional stepping of  $V_{BG}$  after each cycle, we obtain the charge stability map of both  $Q_1$  and  $Q_2$  sequentially, as shown in Fig. 4b,c. The transitions observed in the measurement suggest the formation of multiple QDs in both cells (see Supplementary Fig. 1 for additional scans), that is, corner dots<sup>36</sup>. We estimate a maximum power dissipation of  $P = C_{FET} f_{op} \Delta V^2 = 25$  nW per cell when operating at maximum readout bandwidth ( $f_{op} = 13$  MHz,  $\Delta V = 0.7$  V,  $C_{FET} = 4$  fF). However, due to filtering of the lines delivering the control FET signals  $V_{WL1,2}$  and data line signal  $V_{DL}$ ,  $f_{op}$  was limited to 1 kHz in this demonstration (Supplementary Fig. 2).




**Fig. 4 | Dynamic readout.** **a**, Pulse scheme for sequential readout and phase response of  $Q_1$  and  $Q_2$ .  $V_{DL}$  is ramped up and down while  $V_{WL1}$  and  $V_{WL2}$  are alternating between high and low states. Pulses are synchronized such that QD reservoir transitions from  $Q_1$  are obtained when  $V_{DL}$  is ramped up while  $Q_2$  is measured when  $V_{DL}$  is ramped down. **b, c**, Differential phase response obtained sequentially from both cells as a function of data line and back-gate voltages.

### Integrated design and scaling up the architecture

An integrated design of the readout architecture requires a careful analysis of the relevant circuit parameters and their effect on chip footprint and readout SNR. To simulate the performance of the architecture, we put forward an equivalent circuit of a single cell based on the discharge model in Fig. 3a, which we expand to the RF domain (Fig. 5a). The model consists of a readout resonator (inductance  $L$ , capacitance  $C_p$  and resistive losses  $R_p$ ), the control FET (channel resistance  $R_{FET}$  and gate capacitance  $C_{FET}$ , split equally between source and drain), a charge storage capacitor  $C_s$  and the quantum device with state-dependent gate capacitance  $C_G$  and resistance  $R_G$ , respectively<sup>43</sup>. To permit direct integration of classical and quantum devices, the classical control circuit should not exceed the critical dimensions of the quantum circuit. In the case of a dense array of silicon-based QD qubits, the pitch should be smaller than 100 nm to allow exchange based two qubit gates<sup>44</sup>. Here we give clear guidelines for the circuit values that would enable such integration.

To estimate the dependence of the readout SNR on cell parameters, we first consider the signal to be measured, that is, the change in quantum device capacitance when electrons tunnel. For quantum dots with a tunnel coupling  $\Delta_c = 20 \mu\text{eV}$  and lever arm  $\alpha = 0.5$ ,  $C_G$  changes by  $\Delta C_G = 1 \text{ fF}$  (ref. <sup>37</sup>) from its geometrical value of  $\sim 10 \text{ aF}$ , when tunnelling is allowed. Based on the dynamic operation results, we assume that  $R_G$  is much greater than the impedance of the gate capacitance and can be treated as infinite. Turning to the control FET, we characterize multiple devices of different channel widths  $W$  and gate lengths  $L_g$  at 4 K to extract the channel resistance and gate capacitance. In Fig. 5b, we show an exemplary measurement of the dependence of these parameters on gate voltage ( $V_{GS}$ ) for a transistor with  $W = 10 \mu\text{m}$  and  $L_g = 40 \text{ nm}$  and, in Fig. 5c, we show



**Fig. 5 | Integration.** **a**, Complete circuit model of a single cell composed of the resonator, control FET, storage capacitor and quantum device. The dotted wire indicates the connection to a subsequent cell.

**b**, Exemplary resistance and capacitance measurement of a control FET of width  $W = 10 \mu\text{m}$  and  $L_g = 40 \text{ nm}$  at 4 K with turn on at  $V_{GS} = 0.5 \text{ V}$ .

**c**, Measurements at 4 K (circles) and fit to a model (solid line) of the on state capacitance (bottom) and resistance (top) of FETs with different width  $W$  as a function of gate length  $L_g$ . **d**, Top, calculated SNR based on the circuit model with the FET in the on state,  $L = 400 \text{ nH}$ ,  $C_p = 480 \text{ fF}$  and  $R_p = 800 \text{ k}\Omega$  as a function of  $C_s$  and  $W$  for  $L_g = 20 \text{ nm}$ . Black star, the configuration in the experiment. White lines, contour lines showing a constant SNR of 1 and 5. Bottom, estimations of thermal noise (assuming a temperature of 50 mK) and circuit time constant with the FET in the off state.

how the on state values depend on device dimensions. From these measurements we generate a model for  $R_{FET}$  and  $C_{FET}$  as a function of  $W$  and  $L_g$  (Supplementary equations (5) and (6)) and perform circuit simulations assuming a well-matched high-Q RF resonator ( $f_c = 310 \text{ MHz}$  and  $Q \approx 400$ )<sup>35</sup>.

The SNR depends on multiple circuit components, but here we study its dependence on the parameters that affect the physical dimensions of the cell most significantly:  $W$  and  $C_s$ . Figure 5d shows the simulated SNR for an integration time of  $4 \mu\text{s}$  (much shorter than the coherence time of electron spins in <sup>28</sup>Si,  $T_2^* \approx 100 \mu\text{s}$ ), a noise temperature of 4 K and an optimized applied power at each data point. The SNR decreases as  $W$  decreases (on state  $R_{FET}$  increases)—this can be compensated by decreasing  $C_s$ , but only at the cost of reducing the time constant ( $\tau$ ) and increasing the r.m.s. thermal noise voltage (Fig. 5d). In balancing these various requirements to optimize for  $C_s$ , it is also important to consider the capacitor footprint. In DRAM, a storage capacitance of  $C_s = 10\text{--}25 \text{ fF}$  is required to achieve a refresh time in the range of milliseconds. DRAM cells have been continuously scaled down while maintaining a total footprint of  $6F^2$  by using trench or stacked capacitors with exotic high- $k$  dielectrics and large capacitor aspect ratios, where  $F$  is the minimum feature size (currently approaching sub-10 nm; ref. <sup>45</sup>). We can therefore identify an example set of parameters ( $W = 100 \text{ nm}$ ,  $C_s = 25 \text{ fF}$ ) that can fit within an approximate  $100 \times 100 \text{ nm}^2$  footprint, commensurate with a QD pitch in a dense array, and still obtain  $\text{SNR} > 1$  (Supplementary Fig. 6 and Supplementary Table 2). For these parameters, thermal noise increases towards  $5 \mu\text{V}$ —comparable to the precision and noise of common low-noise

voltage sources (1–10  $\mu\text{V}$ )—and the  $RC$  time constant decreases to 0.1 s, which is sufficient for a regular refresh of gate voltages. If longer retention time, better voltage stability (drift and noise) at the same SNR and readout bandwidth are desired, or even higher SNR and readout bandwidth, then the control circuitry requires a larger transistor or capacitor footprint (unless further advances in low on-state resistance transistors or compact storage capacitors are made). Alternatively, the SNR can be improved by increasing the frequency of operation, the  $Q_L$  of the resonator or using quantum-limited amplification<sup>35,46,47</sup>. Moreover, requirements for critical dimensions could be relaxed depending on the architectural implementation, which could range from <100 nm for dense arrays using direct exchange to <400 nm when using mediated exchange via an intermediate state<sup>48</sup>, or even 1–1,000  $\mu\text{m}$  when using sparse qubit arrays and long-distance coupling via capacitive couplers, spin shuttles or superconducting resonators<sup>30</sup>.

Our strategy for extending this demonstration to a large-scale array builds on ideas that have appeared in the literature<sup>29–31</sup>, by combining sequential gated readout with frequency multiplexing techniques<sup>49</sup> and allowing addressing of an  $N \times M$  array (Supplementary Fig. 4). There is a potential for the required inductors to be integrated and CMOS-compatible using TiN. The footprint of such inductors can be reduced when operating at higher frequencies, using small critical dimensions and kinetic inductance (see Supplementary Information for a discussion of the control circuit footprint). Additionally, we envision applying this strategy to a double-QD split-gate architecture (Supplementary Fig. 5) where manipulation and readout signals are applied to different gates<sup>50</sup>.

## Conclusions

We have reported a CMOS dynamic random access architecture for radio-frequency readout of QD devices at millikelvin temperatures. We show sequential dispersive readout of individual quantum devices in a two-cell layout, which is an important step in being able to address larger arrays. We find opposing requirements between SNR, charge retention and circuit footprint when analysing scaling towards an integrated design. Our results provide guidelines to find a compromise between the desired measurement bandwidth, voltage drift, noise tolerances and critical dimensions, which can be different for a given qubit implementation. We find exemplary circuit values that can allow the desired level of integration for a particular implementation. Further work towards circuit optimization could include cross-talk mitigation, adaptation of our circuit model to integrated circuit design and creation of high-quality superconducting inductors with reduced footprint.

## Methods

**Fabrication details.** All CMOS transistors used in this study were fabricated on SOI substrates with a 145-nm-thick buried oxide and a 10-nm-thick silicon layer. The silicon layer was patterned to create the channel using optical lithography, followed by a resist trimming process. All transistors shared the same gate stack consisting of 1.9 nm HfSiON capped by 5 nm TiN and 50 nm polycrystalline silicon, leading to a total equivalent oxide thickness of 1.3 nm. The Si thickness under the HfSiON/TiN gate was 11 nm. After gate etching, a SiN layer (10 nm) was deposited and etched to form a first spacer on the sidewalls of the gate, then 18-nm-thick Si raised source and drain contacts were selectively grown before source/drain extension implantation and activation annealing. A second spacer was formed, followed by source/drain implantations, an activation spike anneal and salicidation (NiPtSi). The wide channel control FETs  $T_i$  and nanowire quantum devices  $Q_i$  were connected via on-chip aluminium bond wires.

**Measurement set-up.** Measurements were performed at the base temperature of a dilution refrigerator (15 mK). Low-frequency signals ( $V_{SD}$ ,  $V_{DL}$ ,  $V_{WL1,2}$ ) were delivered through a filtered cryogenic loom while a radio-frequency signal for gate-based readout was delivered through an attenuated and filtered coaxial line that connected to an on-PCB (printed circuit board) bias tee combining the RF modulation with  $V_{DL}$ . The resonator was formed from an 82 nH inductor and the sample's parasitic capacitance to ground in parallel with the device. The inductor consisted of a surface-mounted wire-wound ceramic core (EPCOS B82498B series) and the PCB was made from 0.8-mm-thick RO4003C with an immersion

silver finish. The reflected RF signal was amplified at 4 K (LNF-LNC0.6\_2A) and room temperature, followed by quadrature demodulation (Polyphase Microwave AD0540B), from which the amplitude and phase of the reflected signal were obtained (homodyne detection).

## Data availability

The data that support the plots within this paper and other findings of this study are available from the corresponding author upon reasonable request.

Received: 20 September 2018; Accepted: 16 May 2019;

Published online: 17 June 2019

## References

- Montanaro, A. Quantum algorithms: an overview. *npj Quantum Inf.* **2**, 15023 (2016).
- Ladd, T. D. et al. Quantum computers. *Nature* **464**, 45–53 (2010).
- Neill, C. et al. A blueprint for demonstrating quantum supremacy with superconducting qubits. *Science* **360**, 195–199 (2018).
- van Dijk, J. P. G. et al. The impact of classical control electronics on qubit fidelity. Preprint at <http://arxiv.org/abs/1803.06176> (2018).
- Franke, D. P., Clarke, J. S., Vandersypen, L. M. K. & Veldhorst, M. Rent's rule and extensibility in quantum computing. Preprint at <http://arxiv.org/abs/1806.02145> (2018).
- Fowler, A. G., Mariantoni, M., Martinis, J. M. & Cleland, A. N. Surface codes: towards practical large-scale quantum computation. *Phys. Rev. A* **86**, 032324 (2012).
- Reilly, D. J. Engineering the quantum-classical interface of solid-state qubits. *npj Quantum Inf.* **1**, 15011 (2015).
- Hornibrook, J. M. et al. Cryogenic control architecture for large-scale quantum computing. *Phys. Rev. Appl.* **3**, 024010 (2015).
- Homulle, H. et al. A reconfigurable cryogenic platform for the classical control of quantum processors. *Rev. Sci. Instrum.* **88**, 045103 (2017).
- Veldhorst, M. et al. An addressable quantum dot qubit with fault-tolerant control-fidelity. *Nat. Nanotechnol.* **9**, 981–985 (2014).
- Muhonen, J. T. et al. Storing quantum information for 30 seconds in a nanoelectronic device. *Nat. Nanotechnol.* **9**, 986–991 (2014).
- Veldhorst, M. et al. A two qubit logic gate in silicon. *Nature* **526**, 410–414 (2015).
- Eng, K. et al. Isotopically enhanced triple-quantum-dot qubit. *Sci. Adv.* **1**, e1500214 (2015).
- Mi, X., Cady, J. V., Zajac, D. M., Deelman, P. W. & Petta, J. R. Strong coupling of a single electron in silicon to a microwave photon. *Science* **355**, 156–158 (2017).
- Shi, Z. et al. Fast hybrid silicon double-quantum-dot qubit. *Phys. Rev. Lett.* **108**, 140503 (2012).
- Harvey-Collard, P. et al. Coherent coupling between a quantum dot and a donor in silicon. *Nat. Commun.* **8**, 1029 (2017).
- Kawakami, E. et al. Electrical control of a long-lived spin qubit in a Si/SiGe quantum dot. *Nat. Nanotechnol.* **9**, 666–670 (2014).
- Watson, T. F. et al. A programmable two-qubit quantum processor in silicon. *Nature* **555**, 633–637 (2018).
- Zajac, D. M. et al. Resonantly driven CNOT gate for electron spins. *Science* **359**, 439–442 (2018).
- Betz, A. C. et al. Dispersively detected Pauli spin-blockade in a silicon nanowire field-effect transistor. *Nano Lett.* **15**, 4622–4627 (2015).
- West, A. et al. Gate-based single-shot readout of spins in silicon. *Nat. Nanotechnol.* **14**, 437–441 (2019).
- Pakkiam, P. et al. Single-shot single-gate rf spin readout in silicon. *Phys. Rev. X* **8**, 041032 (2018).
- Zajac, D. M., Hazard, T. M., Mi, X., Nielsen, E. & Petta, J. R. Scalable gate architecture for a one-dimensional array of semiconductor spin qubits. *Phys. Rev. Appl.* **6**, 054013 (2016).
- Takeda, K. et al. A fault-tolerant addressable spin qubit in a natural silicon quantum dot. *Sci. Adv.* **2**, e1600694 (2016).
- Yoneda, J. et al. A quantum-dot spin qubit with coherence limited by charge noise and fidelity higher than 99.9%. *Nat. Nanotechnol.* **13**, 102–106 (2018).
- Huang, W. et al. Fidelity benchmarks for two-qubit gates in silicon. *Nature* **569**, 532–536 (2019).
- Maurand, R. et al. A CMOS silicon spin qubit. *Nat. Commun.* **7**, 13575 (2016).
- Crippa, A. et al. Electrical spin driving by g-matrix modulation in spin-orbit qubits. *Phys. Rev. Lett.* **120**, 137702 (2018).
- Veldhorst, M., Eenink, H. G. J., Yang, C. H. & Dzurak, A. S. Silicon CMOS architecture for a spin-based quantum computer. *Nat. Commun.* **8**, 1766 (2017).
- Vandersypen, L. M. K. et al. Interfacing spin qubits in quantum dots and donors—hot, dense and coherent. *npj Quantum Inf.* **3**, 34 (2017).

31. Li, R. et al. A crossbar network for silicon quantum dot qubits. *Sci. Adv.* **4**, eaar3960 (2018).
32. Schaal, S., Barraud, S., Morton, J. J. L. & Gonzalez-Zalba, M. F. Conditional dispersive readout of a CMOS single-electron memory cell. *Phys. Rev. Appl.* **9**, 054016 (2018).
33. Colless, J. I. et al. Dispersive readout of a few-electron double quantum dot with fast RF gate sensors. *Phys. Rev. Lett.* **110**, 046805 (2013).
34. Gonzalez-Zalba, M. F., Barraud, S., Ferguson, A. J. & Betz, A. C. Probing the limits of gate-based charge sensing. *Nat. Commun.* **6**, 6084 (2015).
35. Ahmed, I. et al. Radio-frequency capacitive gate-based sensing. *Phys. Rev. Appl.* **10**, 014018 (2018).
36. Voisin, B. et al. Few-electron edge-state quantum dots in a silicon nanowire field-effect transistor. *Nano Lett.* **14**, 2094–2098 (2014).
37. Mizuta, R., Otxoa, R. M., Betz, A. C. & Gonzalez-Zalba, M. F. Quantum and tunneling capacitance in charge and spin qubits. *Phys. Rev. B* **95**, 045414 (2017).
38. Rossi, A., Zhao, R., Dzurak, A. S. & Gonzalez-Zalba, M. F. Dispersive readout of a silicon quantum dot with an accumulation-mode gate sensor. *Appl. Phys. Lett.* **110**, 212101 (2017).
39. Al-Taie, H. et al. Cryogenic on-chip multiplexer for the study of quantum transport in 256 split-gate devices. *Appl. Phys. Lett.* **102**, 243102 (2013).
40. Puddy, R. K. et al. Multiplexed charge-locking device for large arrays of quantum devices. *Appl. Phys. Lett.* **107**, 143501 (2015).
41. Eichenberger, C. & Guggenbuhl, W. Charge injection of analogue CMOS switches. *IEE Proc. G Circ. Devices Syst.* **138**, 155–159 (1991).
42. Wang, D. T. *Modern DRAM Memory Systems: Performance Analysis and a High Performance, Power-Constrained DRAM Scheduling Algorithm*. PhD thesis, Univ. Maryland (2005); <https://user.eng.umd.edu/~blj/papers/thesis-PhD-wang--DRAM.pdf>
43. Esterli, M., Otxoa, R. M. & Gonzalez-Zalba, M. F. Small-signal equivalent circuit for double quantum dots at low-frequencies. Preprint at <http://arxiv.org/abs/1812.06056> (2018).
44. Maune, B. M. et al. Coherent singlet–triplet oscillations in a silicon-based double quantum dot. *Nature* **481**, 344–347 (2012).
45. Siddiqi, M. *Dynamic RAM: Technology Advancements* (CRC Press, 2017).
46. Stehlik, J. et al. Fast charge sensing of a cavity-coupled double quantum dot using a Josephson parametric amplifier. *Phys. Rev. Appl.* **4**, 014018 (2015).
47. Zheng, G. et al. Rapid high-fidelity gate-based spin read-out in silicon. Preprint at <http://arxiv.org/abs/1901.00687> (2019).
48. Srinivasa, V., Xu, H. & Taylor, J. M. Tunable spin–qubit coupling mediated by a multielectron quantum dot. *Phys. Rev. Lett.* **114**, 226803 (2015).
49. Hornibrook, J. M. et al. Frequency multiplexing for readout of spin qubits. *Appl. Phys. Lett.* **104**, 103108 (2014).
50. Franceschi, S. D. et al. SOI technology for quantum information processing. In *Proc. 2016 IEEE Int. Electron Devices Meet. (IEDM)* 13.4.1–13.4.4 (IEEE, 2016).

### Acknowledgements

The authors thank S. Pauka, S. A. Lyon and M. Schormans for helpful discussions. This research received funding from the European Union's Horizon 2020 research and innovation programme under grant agreement no. 688539 (<http://mos-quito.eu>) and the Seventh Framework Programme (FP7/2007–2013) through grant agreement no. 318397, as well as from the Engineering and Physical Sciences Research Council (EPSRC) through the Centre for Doctoral Training in Delivering Quantum Technologies (EP/L015242/1) and UNDEDD (EP/K025945/1). M.F.G.Z. and A.R. acknowledge support from the Winton Programme for the Physics of Sustainability and Hughes Hall, University of Cambridge.

### Author contributions

S.S. and M.F.G.-Z. devised the experiment. S.S., A.R. and M.F.G.-Z. performed the experiments. S.B. fabricated the sample. V.N.C.-T. and T.-Y.Y. performed measurements for low-temperature modelling. V.N.C.-T. developed and performed simulations towards integration. S.S. carried out the analysis and prepared the manuscript, with contributions from A.R., J.J.L.M. and M.F.G.-Z.

### Competing interests

The authors declare no competing interests.

### Additional information

**Supplementary information** is available for this paper at <https://doi.org/10.1038/s41928-019-0259-5>.

**Reprints and permissions information** is available at [www.nature.com/reprints](http://www.nature.com/reprints).

**Correspondence and requests for materials** should be addressed to S.S. or M.F.G.-Z.

**Publisher's note:** Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

© The Author(s), under exclusive licence to Springer Nature Limited 2019